SYSTEM AND METHOD FOR HANDLING LOAD AND/OR STORE OPERATIONS IN A SUPERSCALAR MICROPROCESSOR

Inventors:

Cheryl Senter Brashears

Johannes Wang Le Trong Nguyen Derek J. Lentz

Yoshiyuki Miyayama

Sanjiv Garg

Yasuaki Hagiwara

Te-Li Lau Sze-Shun Wang Quang H. Trang

CROSS-REFERENCE TO RELATED APPLICATIONS

The present application is related to the following applications, assigned to the Assignee of the present application: U.S. Patent Application SN 17, w 16 m 0 m/o 1 07/727,058, filed on July 8, 1991, (attorney docket number SP021) by Nguyen et al. and entitled "EXTENSIBLE RISC MICROPROCESSOR ARCHITECTURE", and to a continuation of the '058 application SN 07/817,809, filed on Jan. 8, 1992, which are herein incorporated by reference in their entirety.

BACKGROUND OF THE INVENTION

Field of the Invention

[0002] The present invention relates generally to the design of a superscalar microprocessor and, more particularly, to a system and method for handling load and store operations in a microprocessor that executes instructions out-of-order.